

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/659,421	09/10/2003	Andrew Strachan	NSC1-M3200 [P05675]	4626
7590 02/23/2005			EXAMINER	
STALLMAN & POLLOCK LLP ATTN: MICHAEL J. POLLOCK			ISAAC, STANETTA D	
353 SACRAMENTO STREET			ART UNIT	PAPER NUMBER
SUITE 2200			2812	
SAN FRANCISCO, CA 94111			DATE MAILED: 02/23/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/659,421	STRACHAN ET AL.				
Office Action Summary	Examiner	Art Unit				
	Stanetta D. Isaac	2812				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 10 S	eptember 2003.					
2a)☐ This action is FINAL . 2b)⊠ This	action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-3 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-3 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on 06 September 2003 is september 2003. Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine 11.	are: a) \square accepted or b) \boxtimes object drawing(s) be held in abeyance. Settion is required if the drawing(s) is objection.	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
		NNE A. GURLEY ARY PATENT EXAMINER				
Attachment(s) PRIMARY PATENT 2300, AU 2812						
1) Notice of References Cited (PTO-892)	4) Interview Summary (PTO-413) Paper No(s)/Mail Date					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date		ate Patent Application (PTO-152)				

5.I.

DETAILED ACTION

This Office Action is in response to the application filed on 9/10/03. Currently, claims 1-3 are pending.

Drawings

Figure 1 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

The drawings are objected to under 37 CFR 1.83(a) because they fail to show, in figures 3 and 4, the lateral diffusion steps as described in the specification. Any structural detail that is essential for a proper understanding of the disclosed invention should be shown in the drawing. MPEP § 608.02(d). Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be

necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Specification

The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Objections

Claim 3 is objected to because of the following informalities: on line 5, the word "quadrolateral" should be spelled "quadrilateral". Appropriate correction is required.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 10/659,421

Art Unit: 2812

Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bol et al., US Patent 6,699,775 in view Pfirsch US Patent 5,736,445.

Bol discloses the semiconductor method substantially as claimed. See figures 1-9, and corresponding text, where Bol shows, pertaining to claim 1, a method of forming a graded junction, in a semiconductor material having a first conductivity type (Note: based on the teachings of Bol having the same steps of the method, for example, using a single mask and a single implantation step, it is inherent that a graded junction is formed), the method comprising: introducing dopant having a second conductivity type (figure 6B; col. 4, lines 66-67; col. 5, lines 1-5, boron) opposite the first conductivity type into a selected region of the semiconductor material to define a primary dopant region 67, 68, 69 (active regions, pn junction) therein, the perimeter of the primary dopant region defining a primary pn junction (figures 6A-6B; col. 2, lines 5-25; col. 3, lines 63-67; col. 4, lines 60-67; col. 5, lines 1-5); while introducing dopant into the selected region of the semiconductor material, simultaneously introducing dopant into the selected region of the semiconductor material 65, 66 (guard rings) around the perimeter of the primary dopant region and spaced-apart form the primary pn junction (col. 2, lines 27-33; col. 4, 60-67; col. 5, lines 1-5). In addition, pertaining to claim 2, Bol shows a method of forming a graded junction in a semiconductor material having a first conductivity type, the method comprising: forming a patterned mask 22/23/24 on an upper surface of the semiconductor material, the mask including a first opening 62, 63, 64 that exposes a first upper surface area of the semiconductor material and a second opening 60, 61 that defines a perimeter upper surface area that surrounds and is spaced-apart form the first upper surface area (figure 6A-6B; col. 4. lines 60-67; col. 5, lines 1-5); using a single step, utilizing the mask to introduce dopant having a Application/Control Number: 10/659,421

Art Unit: 2812

second conductivity type opposite the first conductivity type into the first upper surface area of the semiconductor material to define a primary dopant region 67, 68, 69 therein and into the perimeter upper surface area of the semiconductor material to define a perimeter dopant ring (openings 60 and 61 form the guard rings) therein that is spaced-apart from the primary dopant region thereby defining a primary junction between the primary dopant region and the semiconductor material (figures 6A-6B; col. 2, lines 27-33; col. 4, 45-67; col. 5, lines 1-5). Finally, pertaining to claim 3, Bol shows a method of forming a graded junction in a semiconductor material having a first conductivity type, the method comprising: forming a patterned mask 22/23/24 on an upper surface of the semiconductor material, the mask including a first opening 62, 63, 64 that exposes a first upper surface area of the semiconductor material and a second set of openings 60, 61 that define a plurality of quadrilateral upper surface island areas disposed around and spaced-apart from the perimeter to the first upper area (col. 4, lines 1-5, Note: since Bol teaches that the desired windows may be segments of closed polygonal or hexagonal annuli it would include island areas); using a single step, utilizing the mask to introduce dopant having a second conductivity type opposite the first conductivity type into the first upper surface area of the semiconductor material to define a primary dopant region therein and into the perimeter upper surface area of the semiconductor material to define a perimeter dopant ring 65, 66 therein that is spaced-apart from the primary dopant region 67, 68, 69 thereby defining a primary junction between the primary dopant region and the semiconductor material (figure 6A-6B; col. 2, lines 27-33; col. 4, 45-67; col. 5, lines 1-5). The primary dopant region and dopant around the perimeter of the primary dopant region are diffused (figure 6C).

Application/Control Number: 10/659,421

Art Unit: 2812

However, Bol fails to show, pertaining to claims 1-3, diffusing the dopant in the primary dopant region and the dopant around the perimeter of the primary dopant region to provide a graded dopant region that includes an interior portion that has a first dopant gradient with a first maximum dopant concentration and a perimeter portion that is contiguous with the interior portion and has a second dopant gradient with a second maximum dopant concentration that is less than the first maximum dopant concentration (claims 1-3), and wherein the width of the perimeter dopant ring is less than two times (2x) the lateral diffusion length of the primary junction during the diffusing step (claims 2 and 3).

Pfirsch teaches on figures 1-3b, and corresponding text, a similar method of forming a graded junction in a semiconductor material by using a single mask and reducing the dopant concentration by varying the openings within the mask. In addition, the implanted dopants are diffused laterally beneath the mask regions by a subsequent heat treatment, where the diffusion process is performed in terms of temperature and duration, resulting in regions that are contiguous, providing an improvement in the use of dopant concentration within semiconductor devices (col. 5, lines 3-45, col. 6, lines 2-40 and lines 54-60).

It would have been obvious to one of ordinary skill in the art to incorporate, diffusing the dopant in the primary dopant region and the dopant around the perimeter of the primary dopant region to provide a graded dopant region that includes an interior portion that has a first gradient with a first maximum dopant concentration and a perimeter portion that is contiguous with the interior portion and has a second dopant gradient with a second maximum dopant concentration that is less than the first maximum dopant concentration, and wherein the width of the perimeter dopant ring is less than two times (2x) the lateral diffusion length of the

Application/Control Number: 10/659,421 Page 7

Art Unit: 2812

primary junction during the diffusing step, in the method of Bol, pertaining to claims 1-3, according to the teachings of Pfirsch, with the motivation that an elevation of electric strength can be achieved by varying the openings within the mask in order to vary the dopant concentration. In addition, the diffusion step, taught by Pfirsch, reduces the amount of surface space between transistor devices, resulting in an increase in the number of transistor devices formed on the semiconductor chip.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stanetta D. Isaac whose telephone number is 571-272-1671. The examiner can normally be reached on Monday-Friday 9:30am -6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on 571-272-1873. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

LYNNE A. GURLEY

PRIMARY PATENT EXAMINER

TC 2800, AU 2812

Stanetta Isaac Patent Examiner February 17, 2005 ፟፟፟፟፟፟